Nellyw888
/

VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb

Reinforcement Learning

text-generation

text-generation-inference

Model card Files Files and versions

VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb / README.md

Commit History

Update README.md

3b93ce1
verified

Nellyw888 commited on May 31

Update README.md

4d284a3
verified

Nellyw888 commited on May 20

Update README.md

da6a8a0
verified

Nellyw888 commited on May 20

Update README.md

da3ed43
verified

Nellyw888 commited on May 18

Update README.md

25eecfd
verified

Nellyw888 commited on May 17

Create README.md

b836b08
verified

Nellyw888 commited on May 17