Get email delivery of the Cadence blog featured here
The evolution of signal integrity analysis is similar to many electronic design tasks. First, best practices were followed. Second, analysis tools were used to verify final designs. Then, to reduce design re-spins, what-if analysis techniques were created to drive constraints that could then be verified at the end of the design cycle.
Because of tight schedules and time to market pressure, there is often little time to circle back at the end of the design cycle when a problem is discovered during the verification phase. The pressure is on to make sure that analysis done early will identify all potential problems. However, as sophistication in analysis tools increases, the data used in what-if analysis must also increase in sophistication to provide meaningful results during the early design process.
Allegro Sigrity Makes its Debut at DesignCon 2013
What's Good About Allegro PCB Editor Net Groups? See for Yourself in 16.6!
What's Good About RF PCB and Agilent ADS Via Exchange? 16.6 Has Many New Enhancements!