{"repository":{"owner":"jwwebbopen","open_issues":0,"description":"Tools for Verilog HDL development.","pushed_at":"2012-07-21T20:07:23-07:00","forks":1,"has_issues":true,"has_downloads":true,"created_at":"2011-10-13T19:38:07-07:00","fork":false,"size":116,"language":"Perl","watchers":1,"private":false,"has_wiki":true,"homepage":"http://jwebb-design.com/ee/howto/using_perl_with_verilog.shtml"},"actor_attributes":{"email":"4396ffd6b935c7552a69e62193501867da3747a1@jwebb-design.com","name":"Jeremy Webb","blog":"www.jwebb-design.com","type":"User"},"url":"https://github.com/jwwebbopen/VerilogTools/compare/2fb3e3ec20...08146c1e69"}