{"repository":{"description":"Experiments in implementing FPGA versions (in Verilog) of various integer factorization algorithms.","has_wiki":true,"created_at":"2012/04/26 22:19:36 -0700","watchers":1,"open_issues":0,"fork":false,"pushed_at":"2012/04/26 22:22:55 -0700","size":92,"private":false,"owner":"msoliter","has_issues":true,"has_downloads":true,"forks":1,"language":"Python"},"actor_attributes":{"name":"Mike Soliterman","location":"Berkeley, CA","type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/msoliter/unlock/compare/30ce2be22e...2aad90b714"}