{"repository":{"created_at":"2012-09-10T21:04:04-07:00","description":"Verilog Programming","owner":"eggie5","has_downloads":true,"pushed_at":"2012-10-22T21:20:15-07:00","forks":0,"watchers":0,"has_wiki":true,"has_issues":true,"stargazers":0,"fork":false,"size":412,"language":"Verilog","open_issues":0,"private":false},"actor_attributes":{"blog":"www.eggie5.com","location":"San Diego, CA","email":"8808f16f7c6f490b98faf12beebd07ac628a3f22@gmail.com","name":"Alex Egg","company":"Bear Brand","type":"User"},"url":"https://github.com/eggie5/SDSU-COMPE470-FALL12/compare/45d3b8b6ca...74dbb891bd"}