{"repository":{"owner":"nBerg","pushed_at":"2012-12-18T18:51:12-08:00","description":"SystemVerilog Network On Chip for Computer Hardware Design Class","forks":0,"watchers":0,"has_downloads":true,"stargazers":0,"fork":false,"size":584,"open_issues":0,"private":false,"has_issues":true,"created_at":"2012-11-14T10:04:31-08:00","has_wiki":true},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/nBerg/NOC/compare/9cd0c5bfa1...5d6130e3f2"}