{"repository":{"pushed_at":"2012-08-30T10:08:51-07:00","organization":"carpe-project","forks":0,"owner":"carpe-project","has_issues":true,"has_downloads":true,"language":"VHDL","created_at":"2012-08-30T06:28:00-07:00","description":"L1 instruction and data cache","fork":false,"size":172,"has_wiki":true,"watchers":0,"stargazers":0,"private":false,"open_issues":0},"actor_attributes":{"name":"Magnus Sjalander","type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/carpe-project/carpe-l1cache/compare/8f59d769a8...92373a7f78"}