{"repository":{"has_issues":true,"has_wiki":true,"description":"Behavior model of the DCPU-16, in SystemVerilog.","forks":1,"fork":false,"open_issues":0,"created_at":"2012/04/21 14:07:48 -0700","size":92,"private":false,"pushed_at":"2012/04/21 14:11:07 -0700","owner":"aaronferrucci","watchers":1,"has_downloads":true},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/aaronferrucci/dcpu16-model-SystemVerilog/compare/master"}