  Current implementations of quantum computers suffer from large numbers of
control lines per qubit, becoming unmanageable with system scale up. Here, we
discuss a sparse spin-qubit architecture featuring integrated control
electronics significantly reducing the off-chip wire count. This
quantum-classical hardware integration closes the feasibility gap towards a
CMOS quantum computer.
