  Division algorithms have been developed to reduce latency and to improve the
efficiency of the processors. Floating point division is considered as a high
latency operation. This papers looks into one such division algorithm, examines
the hardware block diagram and suggests an alternative path which may be cost
effective.
