  We describe some features of the A100 memory architecture. In particular, we
give a technique to reverse-engineer some hardware layout information. Using
this information, we show how to avoid TLB issues to obtain full-speed random
HBM access to the entire memory, as long as we constrain any particular thread
to a reduced access window of less than 64GB.
