  In computer system buses, most of the energy is spent to change the voltage
of each line from high to low or vice versa. Bus encoding schemes aim to
improve energy efficiency by limiting the number of transitions between
successive uses of the bus. We propose an implementation of the optimal code
with reduced number of clock cycles.
