  This paper describes our experience implementing a Hypervisor extension for a
64-bit RISC-V processor. We describe the design process and the main required
parts with a brief explanation of each one.
