  A status report is given of the QCDOC project, a massively parallel computer
optimized for lattice QCD using system-on-a-chip technology. We describe
several of the hardware and software features unique to the QCDOC architecture
and present performance figures obtained from simulating the current VHDL
design of the QCDOC chip with single-cycle accuracy.
