  Digital Decimation process plays an important task in a communication system.
It mostly is applied in transceiver when the frequency reduction is required.
However, the decimation process for sigma-delta modulator is considered in this
research work. The proposed design was simulated using MATLAB software and
implemented by hardware description language in Xilinx environment.
Furthermore, the proposed advance arithmetic unit is applied to improve the
system efficiency.
