  This paper presents an overview of the topology of D-Wave's next-generation
quantum processors. It provides examples of minor embeddings and discusses
performance of embedding algorithms for the new topology compared to the
existing Chimera topology. It also presents some initial performance results
for simple, standard Ising model classes of problems.
