Hi,
we see different kind of failures when we run simulations, like assertion error, uvm_error.
How do we report outside UVM errors in report phase to give the TEST STATUS?
I am getting some psl/ovl/sva assertion errors, but, UVM part is not reporting any error.
how do I report test STATUS??
Thanks,
Satya